Abstract-A gigahertz analog multiplier based on OTA and squaring is proposed. The multiplier has gigahertz frequency response is suitable to use in communication system. The circuit is based on 0.18 pm CMOS technology simulated using PSPICE level 7. This technique provides; wide dynamic range, GHz-bandwidth response and low power consumption. The proposed circuit has been simulated with PSPICE and achieved -3dB bandwidth of 3.96GHz. The total power dissipation is 0.588mW with ±1 V power supply voltages..
I. INTRODUCTION An analog multiplier is an importance basic building block for the design of analog nonlinear function circuits. It is found application in, for examples, automatic gain control, frequency translation, waveform generation, linear modulation, neural networks, and other signal processing circuits. Usually, the variable transconductance technique which operates on Gilbert's translinear circuit is widely used for the design of multiplier circuits in bipolar and CMOS technologies [I, 2] . The other approaches in CMOS technology are based on square-law characteristics of MOS transistor which are biased in saturation region [3, 4, 5] and that based on the current-voltage characteristics of MOS transistor in the nonsaturation region [6] . However, all mention techniques require resistors to obtain the output signal in voltage form. The use of resistors may require external resistors, or occupy large chip area to implement in IC form and also cause of the multiplier frequency degradation.
This paper proposes a multiplier that uses operational transconductance amplifiers (OTA's) CMOS combining with squaring circuits to get the quarter square algebraic identity.
II. CIRCUIT DESCRIPTION
The principle of the proposed multiplier is based on the 9uarter-square algebraic identity, that is t\'t +v 2 f -(\'t -v 2 f =4\{\'l. Therefore, the circuit needs summing, and squarer circuits. The summation and subtraction between two input voltages are firstly performed, then, the results are squared. Finally, the multiplication is obtained by subtracting the square of the difference from the square of the sum. The principles of the squaring circuit and the simple OTA circuit as a differential amplifier are described in the next subsection.
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A. SqUilring Circuit
Considering the circuit in Fig. I , while both transistor work in saturation region, the currents through the transistors can be expressed as, 
It can be derived from (2) that, _ K~: +2V;; (V ss + 2V TH )2 +(V5: 1' +2V TH t) (3) I sum -( )2
V ss +2V TH
For small signal of V in , and it can be assumed that~:~0 .
Then, the output current can be expressed as the simple input signal squarer as follows, VDD vss Re q has expression as (8) From (4), (7) and (8), the results of multiplier V out can be expressed as V _K (2 2) out --2-V sum -V sub gm 
III. SIMULATION RESULTS
The performance of the proposed analog multiplier circuit is simulated using PSPICE with level 7 model of 0.I8Jlm MOS parameter from MOSIS [7] . The complete circuit of the multiplier is shown in Fig. 3 , and the simulation uses 0.18Jlm CMOS with L/W = 0.27/0.27 (Jlm), the supply voltage V00 = +1V and Vss = -1 V. Since the drains of all squarer transistors (M3I, M32, M34, and M35) are connected to V00, they must work on the saturation region.
Set V x and V y between -100mV to and +100mV, M 1 M2 and M4 become work in saturation region, so that the circuit will work as multiplier as in (10). Fig. 4 shows the DC transfer characteristics of the proposed analog multiplier without any load. The output voltage swings between -16mV and +16mV for the input voltage range of ±IOOmV. It should be note that nonlinear graph is smoothly seen especially in the edge of the graph. It may due to the non linearity effect as shown in (3) and (6) . If the smaller signal is taken, then the more linear graph can be received.
A. DC Sweep Analysis

B. ACAnalysis
The simplified model is used in order to estimate the frequency response of the OTA. Replace Yin, MI, and M2 by a Thevenin equivalent gives the transfer function of the circuit in Fig. 2 , and can be derived as in (11) or (12) [8] .
Meanwhile, the squaring circuit is considered as a source follower for the frequency response analysis. The frequency response of the source follower is determined by two capacitances designated as C l and C 2 • C l consists of capacitances connected between the input and output of the source follower, which are primarily C gsl • C 2 consists of capacitances connected from the output of the source follower to ground'. It includes C gd2 (or C gs2 ), C bd2 , C bsl • The g, d, s, and b notations correspond to the gate, drain, source and bulk of the transistor. The small-signal frequency response can be written as [9] (6)
Or The voltage at VA can be derived from (4) using small signal model that is
OTA circuit Fig. 2 shows the simple CMOS OTA circuit that consists of source coupled n-channel MOSFET. It can also be considered as an active mirror circuit. Iss consists of I1 + 1 2 .
The circuit in Fig. 2 shows that NMOS MI and M2 provide amplification, while PMOS M3 and M4 are used as an active load configuration.
The mathematical analysis gives the expression of the output current as follows;
(I, -1 2 )2 =K 2 (t,V)2( I; -(t,:)2 J
For small signal ofL1V , it can be assumed that~V 2~0 .
Then the difference of output current, (II -1 2 ) = IOTA and can be expressed as
where gm =~IssK ,K = f.loCox (WIL).
C. The Proposed Circuit
The principle of the proposed multiplier is based on the quarter-square algebraic identity that is (VI + V 2 )2 -(VI -V 2 )2 =4V I V 2 . Employ the squaring circuit of Fig. 1 and the OTA circuit of Fig. 2 , the analog multiplier can be realized as shown in Fig. 3 . The sum and difference outputs from these stages are applied to the squarer circuits formed by M3I-M33 for summing and M34-M36 for difference, and the squarer outputs are through M33 and M36. The subtraction between squarer summing and squarer difference gives the result of multiplier in voltage mode. 
Since the circuit consists of OTA and squaring, then the transfer function is the multiplication of (12) and (14) and can be expressed as C. Trarnient Analysis Table I shows the performances of the multiplier. The multiplier has GHz-bandwidth response with low power consumption. The circuit has supply voltage ± I V and the power dissipation O.588mW. The proposed circuit has achieved -3dB bandwidth of3.96GHz.
IV. CONCLUSION
A voltage-mode four-quadrant analog multiplier based on simple OTA's and squaring circuits is proposed. The circuit is based on the simple square mathematics model that implements simple operational transconductance amplifier pairs and squaring circuit. It achieves the multiplied output signal in voltage form without using resistors. The design uses O.18Jlm CMOS process and the performance has been demonstrated by using PSPICE. The circuit has the bandwidth 3.96 GHz. .---......--------------.........--r--------. 20mV .---.....----.....---.....---.....---,......--,......--,......--,----,------ 
